Enum rustc_target::asm::ArmInlineAsmReg
source · pub enum ArmInlineAsmReg {
Show 93 variants
r0,
r1,
r2,
r3,
r4,
r5,
r7,
r8,
r9,
r10,
r11,
r12,
r14,
s0,
s1,
s2,
s3,
s4,
s5,
s6,
s7,
s8,
s9,
s10,
s11,
s12,
s13,
s14,
s15,
s16,
s17,
s18,
s19,
s20,
s21,
s22,
s23,
s24,
s25,
s26,
s27,
s28,
s29,
s30,
s31,
d0,
d1,
d2,
d3,
d4,
d5,
d6,
d7,
d8,
d9,
d10,
d11,
d12,
d13,
d14,
d15,
d16,
d17,
d18,
d19,
d20,
d21,
d22,
d23,
d24,
d25,
d26,
d27,
d28,
d29,
d30,
d31,
q0,
q1,
q2,
q3,
q4,
q5,
q6,
q7,
q8,
q9,
q10,
q11,
q12,
q13,
q14,
q15,
}
Variants§
r0
r1
r2
r3
r4
r5
r7
r8
r9
r10
r11
r12
r14
s0
s1
s2
s3
s4
s5
s6
s7
s8
s9
s10
s11
s12
s13
s14
s15
s16
s17
s18
s19
s20
s21
s22
s23
s24
s25
s26
s27
s28
s29
s30
s31
d0
d1
d2
d3
d4
d5
d6
d7
d8
d9
d10
d11
d12
d13
d14
d15
d16
d17
d18
d19
d20
d21
d22
d23
d24
d25
d26
d27
d28
d29
d30
d31
q0
q1
q2
q3
q4
q5
q6
q7
q8
q9
q10
q11
q12
q13
q14
q15
Implementations§
source§impl ArmInlineAsmReg
impl ArmInlineAsmReg
pub fn name(self) -> &'static str
pub fn reg_class(self) -> ArmInlineAsmRegClass
pub fn parse(name: &str) -> Result<Self, &'static str>
pub fn validate(
self,
_arch: InlineAsmArch,
_reloc_model: RelocModel,
_target_features: &FxHashSet<Symbol>,
_target: &Target,
_is_clobber: bool
) -> Result<(), &'static str>
source§impl ArmInlineAsmReg
impl ArmInlineAsmReg
pub fn emit(
self,
out: &mut dyn Write,
_arch: InlineAsmArch,
modifier: Option<char>
) -> Result
pub fn overlapping_regs(self, cb: impl FnMut(ArmInlineAsmReg))
Trait Implementations§
source§impl Clone for ArmInlineAsmReg
impl Clone for ArmInlineAsmReg
source§fn clone(&self) -> ArmInlineAsmReg
fn clone(&self) -> ArmInlineAsmReg
Returns a copy of the value. Read more
1.0.0 · source§fn clone_from(&mut self, source: &Self)
fn clone_from(&mut self, source: &Self)
Performs copy-assignment from
source
. Read moresource§impl Debug for ArmInlineAsmReg
impl Debug for ArmInlineAsmReg
source§impl<__D: Decoder> Decodable<__D> for ArmInlineAsmReg
impl<__D: Decoder> Decodable<__D> for ArmInlineAsmReg
source§impl<__E: Encoder> Encodable<__E> for ArmInlineAsmReg
impl<__E: Encoder> Encodable<__E> for ArmInlineAsmReg
source§impl Hash for ArmInlineAsmReg
impl Hash for ArmInlineAsmReg
source§impl<__CTX> HashStable<__CTX> for ArmInlineAsmRegwhere
__CTX: HashStableContext,
impl<__CTX> HashStable<__CTX> for ArmInlineAsmRegwhere
__CTX: HashStableContext,
fn hash_stable(&self, __hcx: &mut __CTX, __hasher: &mut StableHasher)
source§impl PartialEq<ArmInlineAsmReg> for ArmInlineAsmReg
impl PartialEq<ArmInlineAsmReg> for ArmInlineAsmReg
source§fn eq(&self, other: &ArmInlineAsmReg) -> bool
fn eq(&self, other: &ArmInlineAsmReg) -> bool
source§impl PartialOrd<ArmInlineAsmReg> for ArmInlineAsmReg
impl PartialOrd<ArmInlineAsmReg> for ArmInlineAsmReg
source§fn partial_cmp(&self, other: &ArmInlineAsmReg) -> Option<Ordering>
fn partial_cmp(&self, other: &ArmInlineAsmReg) -> Option<Ordering>
1.0.0 · source§fn le(&self, other: &Rhs) -> bool
fn le(&self, other: &Rhs) -> bool
This method tests less than or equal to (for
self
and other
) and is used by the <=
operator. Read moreimpl Copy for ArmInlineAsmReg
impl Eq for ArmInlineAsmReg
impl StructuralEq for ArmInlineAsmReg
impl StructuralPartialEq for ArmInlineAsmReg
Auto Trait Implementations§
impl RefUnwindSafe for ArmInlineAsmReg
impl Send for ArmInlineAsmReg
impl Sync for ArmInlineAsmReg
impl Unpin for ArmInlineAsmReg
impl UnwindSafe for ArmInlineAsmReg
Blanket Implementations§
Layout§
Note: Most layout information is completely unstable and may even differ between compilations. The only exception is types with certain repr(...)
attributes. Please see the Rust Reference’s “Type Layout” chapter for details on type layout guarantees.
Size: 1 byte
Size for each variant:
r0
: 0 bytesr1
: 0 bytesr2
: 0 bytesr3
: 0 bytesr4
: 0 bytesr5
: 0 bytesr7
: 0 bytesr8
: 0 bytesr9
: 0 bytesr10
: 0 bytesr11
: 0 bytesr12
: 0 bytesr14
: 0 bytess0
: 0 bytess1
: 0 bytess2
: 0 bytess3
: 0 bytess4
: 0 bytess5
: 0 bytess6
: 0 bytess7
: 0 bytess8
: 0 bytess9
: 0 bytess10
: 0 bytess11
: 0 bytess12
: 0 bytess13
: 0 bytess14
: 0 bytess15
: 0 bytess16
: 0 bytess17
: 0 bytess18
: 0 bytess19
: 0 bytess20
: 0 bytess21
: 0 bytess22
: 0 bytess23
: 0 bytess24
: 0 bytess25
: 0 bytess26
: 0 bytess27
: 0 bytess28
: 0 bytess29
: 0 bytess30
: 0 bytess31
: 0 bytesd0
: 0 bytesd1
: 0 bytesd2
: 0 bytesd3
: 0 bytesd4
: 0 bytesd5
: 0 bytesd6
: 0 bytesd7
: 0 bytesd8
: 0 bytesd9
: 0 bytesd10
: 0 bytesd11
: 0 bytesd12
: 0 bytesd13
: 0 bytesd14
: 0 bytesd15
: 0 bytesd16
: 0 bytesd17
: 0 bytesd18
: 0 bytesd19
: 0 bytesd20
: 0 bytesd21
: 0 bytesd22
: 0 bytesd23
: 0 bytesd24
: 0 bytesd25
: 0 bytesd26
: 0 bytesd27
: 0 bytesd28
: 0 bytesd29
: 0 bytesd30
: 0 bytesd31
: 0 bytesq0
: 0 bytesq1
: 0 bytesq2
: 0 bytesq3
: 0 bytesq4
: 0 bytesq5
: 0 bytesq6
: 0 bytesq7
: 0 bytesq8
: 0 bytesq9
: 0 bytesq10
: 0 bytesq11
: 0 bytesq12
: 0 bytesq13
: 0 bytesq14
: 0 bytesq15
: 0 bytes