Available on WebAssembly and target feature
simd128
only.Expand description
Converts two input vectors into a smaller lane vector by narrowing each lane.
Signed saturation to 0x7fff or 0x8000 is used and the input lanes are always interpreted as signed integers.